这些小活动你都参加了吗?快来围观一下吧!>>
电子产品世界 » 论坛首页 » 嵌入式开发 » FPGA » 【应用笔记】Altera器件的IEEE1149.1 JTAG边界扫描测试(IEE

共1条 1/1 1 跳转至

【应用笔记】Altera器件的IEEE1149.1 JTAG边界扫描测试(IEEE 1149.1 JTAG Boundary-Scan Testing in A

高工
2012-05-25 21:57:51     打赏
【应用笔记】Altera器件的IEEE1149.1 JTAG边界扫描测试(IEEE 1149.1 JTAG Boundary-Scan Testing in Altera Devices)
当印刷电路板(PCB)变得越来越复杂的时候,全面彻底测试的需求也变得越来越重要呀。
As printed circuit boards (PCBs) become more complex, the need for
thorough testing becomes increasingly important. Advances in surfacemount
packaging and PCB manufacturing have resulted in smaller
boards, making traditional test methods—external test probes and “bedof-
nails” test fixtures—harder to implement. As a result, cost savings from
PCB space reductions are sometimes offset by cost increases in traditional
testing methods.an039.pdf



关键词: 应用     笔记     Altera     器件     IEEE1149.    

共1条 1/1 1 跳转至

回复

匿名不能发帖!请先 [ 登陆 注册 ]