54AC16373 . . . WD PACKAGE

Members of the Texas Instruments
<i>Widebus</i> ™ Family

- 3-State True Outputs
- Full Parallel Access for Loading
- Flow-Through Architecture Optimizes PCB Layout
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- *EPIC*[™] (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Packages Using 25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Pin Spacings

description

The 'AC16373 are 16-bit transparent D-type latches with 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. The device can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

74AC163		L PACKAGE
	TOP VI	EW)
10E 1Q1 1Q2 GND 1Q3 1Q4 Vcc 1Q5 1Q6 GND 1Q7 1Q7 1Q8 2Q1	TOP VII 1 2 3 4 5 6 7 8 9 10 11 12 13	48 1LE 47 1D1 46 1D2 45 GND 44 1D3 43 1D4 42 VCC 41 1D5 40 1D6 39 GND 38 1D7 37 1D8 36 2D1
202 GND 203 204 204 204 205 206 GND 207 208 207 208 207	14 15 16 17 18 19 20 21 22 23 24	35 2D2 34 GND 33 2D3 32 2D4 31 V _{CC} 30 2D5 29 2D6 28 GND 27 2D7 26 2D8 25 2LE

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components. \overline{OE} does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The 74AC16373 is packaged in TI's shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The 54AC16373 is characterized for operation over the full military temperature range of –55°C to 125°C. The 74AC16373 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.


UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated


	FUNCTION TABLE											
	INPUTS	OUTPUT										
OE	LE	D	Q									
L	Н	Н	Н									
L	Н	L	L									
L	L	Х	Q ₀									
н	Х	Х	Z									

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	\ldots –0.5 V to 7 V
Input voltage range, V _I (see Note 1)	\dots –0.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 1)	$\dots -0.5$ V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DL package	1.2 W
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150 °C and a board trace length of 750 mils.



recommended operating conditions (see Note 3)

			54	AC1637	'3	74AC16373			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		3	5	5.5	3	5	5.5	V
		$V_{CC} = 3 V$	2.1			2.1			
VIH	High-level input voltage	V _{CC} = 4.5 V	3.15			3.15			V
		V _{CC} = 5.5 V	3.85			3.85			
		V _{CC} = 3 V			0.9			0.9	
VIL	Low-level input voltage	V _{CC} = 4.5 V		Ĩ.	1.35			1.35	V
		V _{CC} = 5.5 V		S.	1.65			1.65	
VI	Input voltage		0	Q.	Vcc	0		VCC	V
VO	Output voltage		0	6	Vcc	0		Vcc	V
		$V_{CC} = 3 V$	0		-4			-4	
ЮН	High-level output current	V _{CC} = 4.5 V	50		-24			-24	mA
		V _{CC} = 5.5 V	~		-24			-24	
		V _{CC} = 3 V			12			12	
IOL	Low-level output current	V _{CC} = 4.5 V			24			24	mA
		V _{CC} = 5.5 V	- Zhe	14	24			24	
$\Delta t / \Delta v$	Input transition rise or fall rate		. 03	-	10	0		10	ns/V
Тд	Operating free-air temperature		-55		125	-40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	Т			54AC1	6373	74AC1	6373	UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		3 V	2.9			2.9		2.9		
	I _{OH} = -50 μA	4.5 V	4.4			4.4		4.4		
		5.5 V	5.4			5.4		5.4		
VOH	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.48		V
	lot = 24 mA	4.5 V	3.94			3.8	1	3.8		
	$I_{OL} = -24 \text{ mA}$		4.94			4.8	15	4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85	PE	3.85		
	I _{OL} = 50 μA	3 V			0.1	Å	0.1		0.1	
		4.5 V			0.1	ς νc	0.1		0.1	
		5.5 V			0.1	20	0.1		0.1	
VOL	I _{OL} = 12 mA	3 V			0.36	40	0.44		0.44	V
	lot = 24 mA	4.5 V			0.36		0.44		0.44	
	I _{OL} = 24 mA	5.5 V			0.36		0.44		0.44	
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65		1.65	
l	$V_{I} = V_{CC} \text{ or } GND$	5.5 V			±0.1		±1		±1	μΑ
I _{OZ}	$V_{O} = V_{CC}$ or GND	5.5 V			±0.5		±5		±5	μA
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			8		80		80	μA
Ci	$V_{I} = V_{CC}$ or GND	5 V		4.5						pF
Co	$V_{O} = V_{CC}$ or GND	5 V		12						pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

		T _A = 25°C		T _A = 25°C 54AC16373 74AC16373			UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tw	Pulse duration, LE high	5		5	N.C.	5		ns
t _{su}	Setup time, data before LE \downarrow	1.5		1.5	JIK .	1.5		ns
th	Hold time, data after LE \downarrow	3		3		3		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

		T _A = 25°C	54AC16373	74AC16373	UNIT
		MIN MA	X MIN MAX	MIN MAX	
tw	Pulse duration, LE high	4	4 5 1	4	ns
t _{su}	Setup time, data before LE \downarrow	1.5	1.5	1.5	ns
^t h	Hold time, data after LE \downarrow	2.5	2.5	2.5	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

	FROM	TO	1.1	A = 25°C		54AC1	6373	74AC1	6373	
PARAMETER	FROM (INPUT)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	D	Q	3.7	10.6	13.4	3.7	15.1	3.7	15.1	
^t PHL	U	Q.	4.3	11.3	14	4.3	14.8	4.3	14.8	ns
^t PLH	LE	Q	4.6	12.9	15.8	4.6	18.6	4.6	18.6	
^t PHL	L	Q	4.5	12.1	14.6	4.5	16.4	4.5	16.4	ns
^t PZH	OE	Q	4.2	11.8	14.8	4.2	17.5	4.2	17.5	
^t PZL	OE	Q	5.4	16.3	19.8	5.4	22.3	5.4	22.3	ns
^t PHZ	OE	Q	4.2	7.9	9.5	4.2	10.2	4.2	10.2	
^t PLZ	OE	Q	3.8	7.1	8.9	3.8	9.8	3.8	9.8	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM TO		T,	ן = 25°C	;	54AC1	6373	74AC1	6373	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	D	Q	3.1	6.7	8.5	3.1	9.7	3.1	9.7	ns
^t PHL	D	9	3.5	7.3	9.1	3.5	10.1	3.5	10.1	115
^t PLH	LE	Q	3.8	8.2	10.2	3.8	11.9	3.8	11.9	20
^t PHL	LC	Q	3.6	7.8	9.7	3.6	2 10.9	3.6	10.9	ns
^t PZH		Q	3.5	7.4	9.4	3.5	10.8	3.5	10.8	ns
^t PZL	ŌĒ	Ŷ	4.3	9.1	11.3	4.3	12.8	4.3	12.8	115
^t PHZ	OE	Q	3.9	6.6	8	2 3.9	8.8	3.9	8.8	20
^t PLZ	UE	Ŷ	3.7	5.9	7.4	3.7	8.1	3.7	8.1	ns

operating characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$


	PARAMETER	TEST CO	NDITIONS	TYP	UNIT	
	Bower dissinction conscitance per lateh	Outputs enabled	C ₁ = 50 pF,		43	۳E
C _{pd}	Power dissipation capacitance per latch	Outputs disabled	CL = 50 pr,	f = 1 MHz	5	рF

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



54AC16373, 74AC16373 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCAS121B – MARCH 1990 – REVISED APRIL 1996



NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f = 3 ns, t_f = 3 ns.

D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Tt's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.



Copyright © 1998, Texas Instruments Incorporated