

## **Revision History**

Revision 0.1(May. 13 2005)

-Original

Revision 0.2 (Aug. 08 2005)

-Delete Non-Pb-free of ordering information

Revision 1.0 (Dec. 22 2005)

-Delete "Preliminary" from datasheet

-Add 90BGA Packing Dimension

Revision 1.1 (Feb. 14 2006)

-Modify ICC4, ICC5 spec

Revision 1.2 (Mar. 14 2006)
-Modify ICC2N, ICC3N spec



Publication Date: Mar. 2006 Revision: 1.2 1/47

## **SDRAM**

# 1M x 32 Bit x 4 Banks **Synchronous DRAM**

#### **FEATURES**


- JEDEC standard 3.3V power supply
- LVTTL compatible with multiplexed address
- Four banks operation
- MRS cycle with address key programs
  - CAS Latency (1, 2 & 3)
  - Burst Length (1, 2, 4, 8 & full page)
  - Burst Type ( Sequential & Interleave )
- All inputs are sampled at the positive going edge of the system clock
- DQM for masking
- Auto & self refresh
- 64ms refresh period (4K cycle)

#### ORDERING INFORMATION

Product No.	MAX FREQ.	PACKAGE	COMMENTS
M12L128324A-6TG	166MHz	86L TSOPII	Pb-free
M12L128324A-7TG	143MHz	86L TSOPII	Pb-free
M12L128324A-6BG	166MHz	90 FBGA	Pb-free
M12L128324A-7BG	143MHz	90 FBGA	Pb-free


### **GENERAL DESCRIPTION**

The M12L128324A is 134,217,728 bits synchronous high data rate Dynamic RAM organized as 4 x 1,048,576 words by 32 bits. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.





#### **PIN ARRANGEMENT**




### 90 Ball FBGA

	1	2	3	4	5	6	7	8	9
А	DQ26	DQ24	VSS				VDD	DQ23	DQ21
В	DQ28	VDDQ	VSSQ				VDDQ	VSSQ	DQ19
С	VSSQ	DQ27	DQ25				DQ22	DQ20	VDDQ
D	VSSQ	DQ29	DQ30				DQ17	DQ18	VDDQ
E	VDDQ	DQ31	NC				NC	DQ16	VSSQ
F	VSS	DQM3	А3				A2	DQM2	VDD
G	A4	A5	A6				A10	A0	A1
Н	A7	A8	NC				NC	BA1	A11
J	CLK	CKE	A9				BA0	cs	RAS
K	DQM1	NC	NC				CAS	WE	DQM0
L	VDDQ	DQ8	VSS				VDD	DQ7	VSSQ
М	VSSQ	DQ10	DQ9				DQ6	DQ5	VDDQ
N	VSSQ	DQ12	DQ14				DQ1	DQ3	VDDQ
Р	DQ11	VDDQ	VSSQ				VDDQ	VSSQ	DQ4
R	DQ13	DQ15	VSS				VDD	DQ0	DQ2

Publication Date: Mar. 2006 Revision: 1.2 3/47



### **BLOCK DIAGRAM**



#### **PIN DESCRIPTION**

PIN	NAME	INPUT FUNCTION
CLK	System Clock	Active on the positive going edge to sample all inputs
<del>CS</del>	Chip Select	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM0-3.
CKE	Clock Enable	Masks system clock to freeze operation from the next clock cycle.  CKE should be enabled at least one cycle prior new command.  Disable input buffers for power down in standby.
A0 ~ A11	Address	Row / column address are multiplexed on the same pins. Row address : RA0~RA11, column address : CA0~CA7
BA0 , BA1	Bank Select Address	Selects bank to be activated during row address latch time. Selects bank for read / write during column address latch time.
RAS	Row Address Strobe	Latches row addresses on the positive going edge of the CLK with RAS low.
		Enables row access & precharge.
CAS	Column Address Strobe	Latches column address on the positive going edge of the CLK with CAS low. Enables column access.
WE	Write Enable	Enables write operation and row precharge.  Latches data in starting from CAS , WE active.



PIN	NAME	INPUT FUNCTION
DQM0~3	Data Input / Output Mask	Makes data output Hi-Z, tsHz after the clock and masks the output.  Blocks data input when DQM active.
DQ0 ~ DQ31	Data Input / Output	Data inputs / outputs are multiplexed on the same pins.
V <sub>DD</sub> / V <sub>SS</sub>	Power Supply / Ground	Power and ground for the input buffers and the core logic.
VDDQ / VSSQ	Data Output Power / Ground	Isolated power supply and ground for the output buffers to provide improved noise immunity.
N.C	No Connection	This pin is recommended to be left No Connection on the device.

#### **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	VIN, VOUT	-1.0 ~ 4.6	V
Voltage on VDD supply relative to Vss	Vdd, Vddq	-1.0 ~ 4.6	V
Storage temperature	Тѕтс	-55 ~ <b>+</b> 150	°C
Power dissipation	PD	13 /15	W
Short circuit current	los	50	mA

Permanent device damage may occur if ABSOLUTE MAXIMUM RATING are exceeded. Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

### DC OPERATING CONDITION

Recommended operating conditions (Voltage referenced to Vss = 0V,  $T_A = 0$  to  $70 \,^{\circ}C$ )

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	VDD, VDDQ	3.0	3.3	3.6	V	
Input logic high voltage	VIH	2.0	3.0	V <sub>DD</sub> +0.3	V	1
Input logic low voltage	VIL	-0.3	0	0.8	V	2
Output logic high voltage	Vон	2.4	-	-	V	Iон = -2mA
Output logic low voltage	Vol	-	-	0.4	V	IoL = 2mA
Input leakage current	lıL	-5	-	5	μΑ	3
Output leakage current	loL	-5	-	5	μΑ	4

**Note:** 1.  $V_{\text{IH}}(\text{max}) = 4.6 \text{V AC for pulse width} \leq 10 \text{ns acceptable}.$ 

2.  $V_{L}(min) = -1.5V$  AC for pulse width  $\leq$  10ns acceptable.

3. Any input  $0V \le VIN \le V_{DD} + 0.3V$ , all other pins are not under test = 0V.

4. Dout is disabled , 0V  $\leq$  Vout  $\leq$  VDD.

Publication Date: Mar. 2006 Revision: 1.2 5/47



## **CAPACITANCE** ( $V_{DD} = 3.3V$ , $T_A = 25 °C$ , f = 1MHZ)

Parameter	Symbol	Min	Max	Unit
Input capacitance (A0 ~ A10, BA0 ~ BA1)	CIN1	2	4	pF
Input capacitance (CLK, CKE, $\overline{\text{CS}}$ , $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ & DQM)	CIN2	2	4	pF
Data input/output capacitance (DQ0 ~ DQ31)	COUT	2	5	pF

#### **DC CHARACTERISTICS**

Recommended operating condition unless otherwise noted  $\,^{,}$  TA = 0 to 70  $^{\circ}$ C

Damenton.	Parameter Symbol Test Condition Latency			Version		l lm!s	Nata
Parameter	Symbol	lest Condition	Latency	-6	-7	Unit	Note
Operating Current (One Bank Active)	Icc1	Burst Length = 1 t <sub>RC</sub> ≥ t <sub>RC(min)</sub> I <sub>OL</sub> = 0 mA		120	100	mA	1,2
Precharge Standby Current	Ісс2Р	CKE ≤ VIL(max), tcc = 10ns 2					
in power-down mode	ICC2PS	CKE & CLK ≤ V <sub>IL</sub> (max), t <sub>cc</sub> = ∞	1 3ª		1		
Precharge Standby Current	Icc2N	CKE $\geq$ V <sub>IH</sub> (min), $\overline{CS} \geq$ V <sub>IH</sub> (min), t Input signals are changed one time		2	25	mA	
in non power-down mode	Icc2NS	CKE≥V <sub>IH</sub> (min), CLK≤V <sub>IL</sub> (max), to input signals are stable	9				
Active Standby Current	Іссзр	CKE ≤ Vı∟(max), tcc = 10ns		7		mA	
in power-down mode	ICC3PS	CKE & CLK ≤ VIL(max), tcc = ∞		(	6	110	
Active Standby Current in non power-down mode	Іссзи	CKE $\geq$ VIH(min), $\overline{CS} \geq$ VIH(min), to Input signals are changed one time		3	80	mA	
(One Bank Active)	Iccans	CKE $\geq$ V <sub>IH</sub> (min), CLK $\leq$ V <sub>IL</sub> (max), to input signals are stable	:C = ∞	1	5	mA	
Operating Current (Burst Mode)	Icc4	IOL = 0 mA Page Burst 2 Banks activated tck = tck(min)		270	240	mA	1,2
Refresh Current	Icc5	$t_{\text{RC}} \geq t_{\text{RC(min)}}$		270	240	mA	
Self Refresh Current	Icc6	CKE ≤ 0.2V		2	2	mA	


Note: 1. Measured with outputs open.

2. Input signals are changed one time during 2 CLKS.



## AC OPERATING TEST CONDITIONS (V<sub>DD</sub> = $3.3V \pm 0.3V$ , T<sub>A</sub> = 0 to 70 °C)

Parameter	Value	Unit
Input levels (Vih/Vil)	2.4/0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall-time	tr/tf = 1/1	ns
Output timing measurement reference level	1.4	V
Output load condition	See Fig. 2	



(Fig. 1) DC Output Load Circuit

#### Fig. 2) AC Output Load Circuit

### **OPERATING AC PARAMETER**

(AC operating conditions unless otherwise noted)

Parameter		Symbol		sion	Unit	Note
			-6	-7		
Row active to row	active delay	tRRD(min)	12	14	ns	1
RAS to CAS de	elay	tRCD(min)	18	18	ns	1
Row precharge tin	Row precharge time		18	20	ns	1
Row active time	David Mine time		42	42	ns	1
Row active time		tras(max)	100		us	
Row cycle time	@ Operating	tRC(min)	60	63	ns	1
	@ Auto Refresh	tRFC(min)	60	63		
Last data in to col.	address delay	tCDL(min)	1		CLK	2
Last data in to row precharge		tRDL(min)	2	2	CLK	2
Last data in to bur	st stop	tBDL(min)	1		CLK	2



Parameter		Symbol	Version		Unit	Note
		Symbol	-6	-7	- Onit	Note
Col. address to col. address delay		tCCD(min)	1		CLK	3
Number of valid	CAS latency = 3		2	2		4
Output data	CAS I	atency = 2	1			
	CAS I	atency = 1	0			

Note: 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.

- 2. Minimum delay is required to complete write.
- 3. All parts allow every cycle column address change.
- 4. In case of row precharge interrupt, auto precharge and read burst stop.

### AC CHARACTERISTICS (AC operating condition unless otherwise noted)

Parameter		Symbol	-6	3	-7	-7		Note
			Min	Max	Min	Max	Unit	
	CAS latency = 3		6	25.	7			
CLK cycle time	CAS latency = 2	<b>t</b> cc	10	1000	8.6	1000	ns	1
	CAS latency = 1		20	3	20			
CLK to valid	CAS latency = 3			5.5	-	6		
	CAS latency = 2	tsac	11	6	-	6	ns	1,2
output delay	CAS latency = 1		73 1	17	-	18		
Output data	CAS latency = 3		2	-	2	-		
Output data hold time	CAS latency = 2	tон	2	-	2	-	ns	2
noid time	CAS latency = 1		2	-	2	-		
CLK high pulsh widt	h	tсн	2	-	2.5	-	ns	3
CLK low pulsh width	1	<b>t</b> cL	2	-	2.5	-	ns	3
Input setup time		tss	2	-	2	-	ns	3
Input hold time		tsн	1	-	1	-	ns	3
CLK to output in Low-Z		<b>t</b> sız	1	-	1	-	ns	2
CLK to output	CAS latency = 3		-	5.5	-	6		
in Hi-Z	CAS latency = 2	<b>t</b> sHz	-	6	-	6	ns	-
	CAS latency = 1		-	17	-	18		

Note: 1. Parameters depend on programmed CAS latency.

- 2. If clock rising time is longer than 1ns. (tr/2 0.5) ns should be considered.
- 3. Assumed input rise and fall time (tr & tf) =1ns.

If tr & tf is longer than 1ns. transient time compensation should be considered.

i.e., [(tr + tf)/2 - 1] ns should be added to the parameter.

Publication Date: Mar. 2006 Revision: 1.2 8/47



### FREQUENCY vs. AC PARAMETER RELATIONSHIP TABLE

M12L128324A-6T(G) (Unit : number of clock)

Frequency	CAS	trc	tras	<b>t</b> RP	<b>t</b> rrd	<b>t</b> RCD	tccd	tcdl	<b>t</b> RDL
,	Latency	60ns	42ns	18ns	12ns	18ns	6ns	6ns	12ns
166 MHZ(6.0ns)	3	10	7	3	2	3	1	1	2
143 MHZ(7.0ns)	3	9	6	3	2	3	1	1	2
125 MHZ(8.0ns)	2	9	6	3	2	3	1	1	2
100 MHZ(10.0ns)	2	7	5	2	2	2	1	1	1
83 MHZ(12.0ns)	2	6	4	2	1	2	1	1	1

M12L128324A-7T(G) (Unit : number of clock)

Frequency	CAS	<b>t</b> RC	<b>t</b> ras	<b>t</b> RP	<b>t</b> rrd	<b>t</b> RCD	tccd	<b>t</b> CDL	<b>t</b> RDL
	Latency	63ns	42ns	20ns	14ns	18ns	7ns	7ns	14ns
143 MHZ(7.0ns)	3	9	6	3	2	3	1	1	2
125 MHZ(8.0ns)	3	9	6	3	2	3	1	1	2
100 MHZ(10.0ns)	2	7	5	2	2	2	1	1	1
83 MHZ(12.0ns)	2	6	4	2	2	2	1	1	1
75 MHZ(13.4ns)	2	6	4	2	2	2	1	1	1

M12L128324A-6B(G) (Unit : number of clock)

Frequency	CAS	trc	tras	<b>t</b> RP	<b>t</b> RRD	trcd	tccd	<b>t</b> CDL	<b>t</b> RDL
	Latency	60ns	42ns	18ns	12ns	18ns	6ns	6ns	12ns
166 MHZ(6.0ns)	3	10	7	3	2	3	1	1	2
143 MHZ(7.0ns)	3	9	6	3	2	3	1	1	2
125 MHZ(8.0ns)	2	9	6	3	2	3	1	1	2
100 MHZ(10.0ns)	2	7	5	2	2	2	1	1	1
83 MHZ(12.0ns)	2	6	4	2	1	2	1	1	1

M12L128324A-7B(G) (Unit: number of clock)

Frequency	CAS	trc	tras	<b>t</b> RP	<b>t</b> rrd	trcd	tccd	tcdl	<b>t</b> RDL
,	Latency	63ns	42ns	20ns	14ns	18ns	7ns	7ns	14ns
143 MHZ(7.0ns)	3	9	6	3	2	3	1	1	2
125 MHZ(8.0ns)	3	9	6	3	2	3	1	1	2
100 MHZ(10.0ns)	2	7	5	2	2	2	1	1	1
83 MHZ(12.0ns)	2	6	4	2	2	2	1	1	1
75 MHZ(13.4ns)	2	6	4	2	2	2	1	1	1

Publication Date: Mar. 2006 Revision: 1.2 9/47



#### SIMPLIFIED TRUTH TABLE

	COMMAND		CKEn-1	CKEn	CS	RAS	CAS	WE	DQM	BA0,1	A10/AP	A9~A0	Note
Register	Mode Regis	ter set	Н	Х	L	L	L	L	Х		OP COD	E	1,2
	Auto Refres	h	Н	Н	L			Н	Х		Х		3
Refresh	Self	Entry	П	L		L	L	П	^		X	^	
	Refresh	Exit	L	Н	L	Н	Н	Н	Х		Х		3
		LXIL	L	11	Н	Х	Х	Х	Х				3
Bank A	ctive & Row	Addr.	Н	Χ	L	L	Н	Н	Х	V	V Row Address		
Read &	Auto Pred	charge Disable	Н	Х	L	Н	L	Н	Х	V	L	Column Address	4
Column Address	Auto Pre	charge Enable	!!!	^	-	''	L	''	^	v	Н	(A0~A7)	4,5
Write &	Auto Pred	charge Disable	Н	Х	L	Н	L	L	Х	V	L	Column	4
Column Address	Auto Pre	charge Enable	''	^	_	''	_	_	^	V Address (A0~A7)			4,5
	Burst Stop		Н	Х	L	Н	Н	L	Х		X (76 777)		
Precharge	Bank Sel	ection	Н	Х	L	L	Н	L	X	V	L	Х	
Treenarge	All Banks		''	Χ	-	_		3	_ ^	Х	Н	χ	
Clock Suspend	or	Entry	Н	L	Н	Х	X	Х	X				
Active Power Do		Linuy	11	L	L	V	V	V	1		Χ		
		Exit	L	Н	Х	X	X	Χ	Х				
		E.I.			Н	X	Х	Х	.,				
Precharge Powe	er Down Mode	Entry	Н	) 1	1	Н	Н	Н	Х		Х		
l roomargo romo	n Bown mod		L		Н	Х	Х	Х	V				
	Exit			Н	L	V	V	V	Х				
DQM	DQM					Х	I.	I.	V		Х		7
No Operating Co	No Operating Command			Х	Н	Х	Х	Х	Х		Х		
TWO Operating Co	ліппапи		Н	^	L	Н	Н	Н	^		^		

(V = Valid , X = Don't Care. H = Logic High , L = Logic Low )

Note: 1.OP Code: Operating Code

- A0~A11 & BA0~BA1 : Program keys. (@ MRS) 2.MRS can be issued only at all banks precharge state.
  - A new command can be issued after 2 CLK cycles of MRS.
- 3. Auto refresh functions are as same as CBR refresh of DRAM.
  - The automatical precharge without row precharge of command is meant by "Auto".

Auto/self refresh can be issued only at all banks idle state.

- 4.BA0~BA1: Bank select addresses.
  - If both BA1 and BA0 are "Low" at read ,write , row active and precharge ,bank A is selected. If both BA1 is "Low" and BA0 is "High" at read ,write , row active and precharge ,bank B is selected.

Publication Date: Mar. 2006 Revision: 1.2 10/47



If both BA1 is "High" and BA0 is "Low" at read ,write , row active and precharge ,bank C is selected. If both BA1 and BA0 are "High" at read ,write , row active and precharge ,bank D is selected If A10/AP is "High" at row precharge , BA1 and BA0 is ignored and all banks are selected.

- 5. During burst read or write with auto precharge. new read/write command can not be issued. Another bank read/write command can be issued after the end of burst.

  New row active of the associated bank can be issued at trap after the end of burst.
- 6. Burst stop command is valid at every burst length.
- 7.DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (write DQM latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after.(Read DQM latency is 2)

#### MODE REGISTER FIELD TABLE TO PROGRAM MODES

Register Programmed with MRS

Address	A11	BA0~BA1	A10/AP	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
Function	RFU	RFU	RFU	W.B.L	Т	М	CA	S Late	псу	ВТ	Bu	rst Len	gth

	Te	est Mode	CAS Latency Burst Type								Burst	Length	
A8	A7	Туре	A6	A5	A4	Latency	А3	Туре	A2	A1	A0	BT = 0	BT = 1
0	0	Mode Register Set	0	0	0	Reserved	0	Sequential	0	0	0	1	1
0	1	Reserved	0	0	1	1	1	Interleave	0	0	1	2	2
1	0	Reserved	0	1	0	2	2	19-	0	1	0	4	4
1	1	Reserved	0	1	1	3		Oly.	0	1	1	8	8
	Write	Burst Length	1	0	0	Reserved			1	0	0	Reserved	Reserved
A9		Length	1	0	1	Reserved			1	0	1	Reserved	Reserved
0	Burst 1 1 0 Reser		Reserved			1	1	0	Reserved	Reserved			
1		Single Bit	1	1	1	Reserved			1	1	1	Full Page	Reserved

Full Page Length: 256

#### **POWER UP SEQUENCE**

- 1.Apply power and start clock, Attempt to maintain CKE = "H", DQM = "H" and the other pin are NOP condition at the inputs.
- 2. Maintain stable power, stable clock and NOP input condition for a minimum of 200us.
- 3. Issue precharge commands for all banks of the devices.
- 4. Issue 2 or more auto-refresh commands.
- 5. Issue mode register set command to initialize the mode register.
- cf.) Sequence of 4 & 5 is regardless of the order.

The device is now ready for normal operation.

Note: 1. RFU(Reserved for future use) should stay "0" during MRS cycle.

- 2. If A9 is high during MRS cycle, "Burst Read single Bit Write" function will be enabled.
- 3. The full column burst (256 bit) is available only at sequential mode of burst type.

Publication Date: Mar. 2006 Revision: 1.2 11/47



## **BURST SEQUENCE (BURST LENGTH = 4)**

Initial A	Address	Sequential Int						Interleave			
A1	A0		•								
0	0	0	1	2	3	0	1	2	3		
0	1	1	2	3	0	1	0	3	2		
1	0	2	3	0	1	2	3	0	1		
1	1	3	0	1	2	3	2	1	0		

## **BURST SEQUENCE (BURST LENGTH = 8)**

	Initial					Sequ	ential							Inter	leave			
A2	A1	A0				•												
0	0	0	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
0	0	1	1	2	3	4	5	6	7	0	1	0	3	2	5	4	7	6
0	1	0	2	3	4	5	6	7	0	1	2	3	• 0	1	6	7	4	5
0	1	1	3	4	5	6	7	0	1	2 -	3	2	<u>~1</u>	0	7	6	5	4
1	0	0	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3
1	0	1	5	6	7	0	1	2	3	4	5	4	7	6	1	0	3	2
1	1	0	6	7	0	1	2	3	4	5	6	7	4	5	2	3	0	1
1	1	1	7	0	1	2	3	4	5	6	7	6	5	4	3	2	1	0



#### **DEVICE OPERATIONS**

#### **CLOCK (CLK)**

The clock input is used as the reference for all SDRAM operations. All operations are synchronized to the positive going edge of the clock. The clock transitions must be monotonic between  $V_{\rm IL}$  and  $V_{\rm IH}$ . During operation with CKE high all inputs are assumed to be in valid state (low or high) for the duration of setup and hold time around positive edge of the clock for proper functionality and Icc specifications.

### **CLOCK ENABLE(CKE)**

The clock enable (CKE) gates the clock onto SDRAM. If CKE goes low synchronously with clock (set-up and hold time same as other inputs), the internal clock suspended from the next clock cycle and the state of output and burst address is frozen as long as the CKE remains low. All other inputs are ignored from the next clock cycle after CKE goes low. When all banks are in the idle state and CKE goes low synchronously with clock, the SDRAM enters the power down mode from the next clock cycle. The SDRAM remains in the power down mode ignoring the other inputs as long as CKE remains low. The power down exit is synchronous as the internal clock is suspended. When CKE goes high at least "1CLK + tss" before the high going edge of the clock, then the SDRAM becomes active from the same clock edge accepting all the input commands.

#### BANK ADDRESSES (BA0~BA1)

This SDRAM is organized as four independent banks of 524,288 words x 32 bits memory arrays. The BA0~BA1 inputs are latched at the time of assertion of RAS and  $\overline{\text{CAS}}$  to select the bank to be used for the operation. The banks addressed BA0~BA1 are latched at bank active, read, write, mode register set and precharge operations.

#### ADDRESS INPUTS (A0~A10)

The 19 address bits are required to decode the 524,288 word locations are multiplexed into 11 address input pins (A0~A11). The 11 row addresses are latched along with  $\overline{\text{RAS}}$  and BA0~BA1 during bank active command. The 8 bit column addresses are latched along with  $\overline{\text{CAS}}$ ,  $\overline{\text{WE}}$  and BA0~BA1 during read or with command.

#### **NOP and DEVICE DESELECT**

When  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$  and  $\overline{\text{WE}}$  are high , The SDRAM performs no operation (NOP). NOP does not initiate any new operation, but is needed to complete operations which require more than single clock cycle like bank activate, burst read, auto refresh, etc. The device deselect is also a NOP and is entered by asserting  $\overline{\text{CS}}$  high.  $\overline{\text{CS}}$  high disables the command decoder so that  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ ,  $\overline{\text{WE}}$  and all the address inputs are ignored.

#### **POWER-UP**

- 1.Apply power and start clock, Attempt to maintain CKE = "H", DQM = "H" and the other pins are NOP condition at the inputs.
- 2.Maintain stable power, stable clock and NOP input condition for minimum of 200us.
- 3.Issue precharge commands for both banks of the devices.
- 4.Issue 2 or more auto-refresh commands.
- 5.Issue a mode register set command to initialize the mode register.

The mode register stores the data for controlling the

cf.) Sequence of 4 & 5 is regardless of the order.

The device is now ready for normal operation.

#### **MODE REGISTER SET (MRS)**

various operating modes of SDRAM. It programs the CAS latency, burst type, burst length, test mode and various vendor specific options to make SDRAM useful for variety of different applications. The default value of the mode register is not defined, therefore the mode register must be written after power up to operate the SDRAM. The mode register is written by asserting low on CS, RAS, CAS and WE (The SDRAM should be in active mode with CKE already high prior to writing the mode register). The state of address pins A0~A10 and BA0~BA1 in the same cycle as  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$ and WE going low is the data written in the mode register. Two clock cycles is required to complete the write in the mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. The mode register is divided into various fields into depending on functionality. The burst length field uses A0~A2, burst type uses A3, CAS latency (read latency from column address) use A4~A6, vendor specific options or test mode use A7~A8, A10/AP and BA0~BA1, A7~A9, A10/AP BA0~BA1, and all must be set to low for normal SDRAM operation. Refer to the table for specific codes for various burst length, burst type and CAS latencies.

#### **BANK ACTIVATE**

The bank activate command is used to select a random row in an idle bank. By asserting low on  $\overline{\rm RAS}$  and  $\overline{\rm CS}$  with desired row and bank address, a row access is initiated. The read or write operation can occur after a time delay of  ${\rm tRCD}~({\rm min})$  from the time of bank activation.  ${\rm tRCD}$  is the internal timing parameter of SDRAM, therefore it is dependent on operating clock frequency. The minimum number of clock cycles required between bank activate and read or write command should be calculated by dividing  ${\rm tRCD}~({\rm min})$  with cycle time of the clock and then rounding of the result to the next higher integer.



#### **DEVICE OPERATIONS (Continued)**

The SDRAM has four internal banks in the same chip and shares part of the internal circuitry to reduce chip area, therefore it restricts the activation of four banks simultaneously. Also the noise generated during sensing of each bank of SDRAM is high requiring some time for power supplies to recover before another bank can be sensed reliably. trrd (min) specifies the minimum time required between activating different bank. The number of clock cycles required between different bank activation must be calculated similar to trcd (min) specification. The minimum time required for the bank to be active to initiate sensing and restoring the complete row of dynamic cells is determined by tras (min). Every SDRAM bank activate command must satisfy tras (min) specification before a precharge command to that active bank can be asserted. The maximum time any bank can be in the active state is determined by tras (max) and tras (max) can be calculated similar to tred specification.

#### **BURST READ**

The burst read command is used to access burst of data on consecutive clock cycles from an active row in an active bank. The burst read command is issued by asserting low on  $\overline{CS}$ and RAS with WE being high on the positive edge of the clock. The bank must be active for at least tRCD (min) before the burst read command is issued. The first output appears in CAS latency number of clock cycles after the issue of burst read command. The burst length, burst sequence and latency from the burst read command is determined by the mode register which is already programmed. The burst read can be initiated on any column address of the active row. The address wraps around if the initial address does not start from a boundary such that number of outputs from each I/O are equal to the burst length programmed in the mode register. The output goes into high-impedance at the end of burst, unless a new burst read was initiated to keep the data output gapless. The burst read can be terminated by issuing another burst read or burst write in the same bank or the other active bank or a precharge command to the same bank. The burst stop command is valid at every page burst length.

#### **BURST WRITE**

The burst write command is similar to burst read command and is used to write data into the SDRAM on consecutive clock cycles in adjacent addresses depending on burst length and burst sequence. By asserting low on  $\overline{CS}$ ,  $\overline{CAS}$  and  $\overline{WE}$  with valid column address, a write burst is initiated. The data inputs are provided for the initial address in the same clock cycle as the burst write command. The input buffer is deselected at the end of the burst length, even though the internal writing can be completed yet. The writing can be complete by issuing a burst read and DQM for blocking data inputs or burst write in the same or another active bank. The burst stop command is valid at every burst length. The write burst can also be terminated by using DQM for blocking data and procreating the bank trdl after the last data input to be written into the active row. See DQM OPERATION also.

#### **DQM OPERATION**

The DQM is used mask input and output operations. It works similar to  $\overline{\text{OE}}$  during operation and inhibits writing during write operation. The read latency is two cycles from DQM and zero cycle for write, which means DQM masking occurs two cycles later in read cycle and occurs in the same cycle during write cycle. DQM operation is synchronous with the clock. The DQM signal is important during burst interrupts of write with read or precharge in the SDRAM. Due to asynchronous nature of the internal write, the DQM operation is critical to avoid unwanted or incomplete writes when the complete burst write is required. Please refer to DQM timing diagram also.

#### **PRECHARGE**

The precharge is performed on an active bank by asserting low on clock cycles required between bank activate and clock cycles required between bank activate and CS, RAS, WE and A10/AP with valid BA0~BA1 of the bank to be procharged. The precharge command can be asserted anytime after tras (min) is satisfy from the bank active command in the desired bank. tRP is defined as the minimum number of clock cycles required to complete row precharge is calculated by dividing tre with clock cycle time and rounding up to the next higher integer. Care should be taken to make sure that burst write is completed or DQM is used to inhibit writing before precharge command is asserted. The maximum time any bank can be active is specified by tras (max). Therefore, each bank activate command. At the end of precharge, the bank enters the idle state and is ready to be activated again. Entry to power-down, Auto refresh, Self refresh and Mode register set etc. is possible only when all banks are in idle state.

#### **AUTO PRECHARGE**

The precharge operation can also be performed by using auto precharge. The SDRAM internally generates the timing to satisfy track (min) and "trp" for the programmed burst length and CAS latency. The auto precharge command is issued at the same time as burst write by asserting high on A10/AP, the bank is precharge command is asserted. Once auto precharge command is given, no new commands are possible to that particular bank until the bank achieves idle state.

#### **ALL BANKS PRECHARGE**

Four banks can be precharged at the same time by using Precharge all command. Asserting low on  $\overline{CS}$ ,  $\overline{RAS}$ , and  $\overline{WE}$  with high on A10/AP after all banks have satisfied tras (min) requirement, performs precharge on all banks. At the end of trap after performing precharge all, all banks are in idle state.

Publication Date: Mar. 2006 Revision: 1.2 14/47



#### **DEVICE OPERATIONS (Continued)**

#### **AUTO REFRESH**

The storage cells of SDRAM need to be refreshed every 64ms to maintain data. An auto refresh cycle accomplishes refresh of a single row of storage cells. The internal counter increments automatically on every auto refresh cycle to refresh all the rows. An auto refresh command is issued by asserting low on CS, RAS and CAS with high on CKE and WE. The auto refresh command can only be asserted with all banks being in idle state and the device is not in power down mode (CKE is high in the previous cycle). The time required to complete the auto refresh operation is specified by tRC (min). The minimum number of clock cycles required can be calculated by driving tRC with clock cycle time and them rounding up to the next higher integer. The auto refresh command must be followed by NOP's until the auto refresh operation is completed. The auto refresh is the preferred refresh mode when the SDRAM is being used for normal data transactions. The auto refresh cycle can be performed once in 15.6us or the burst of 4096 auto refresh cycles in 40ms.

#### **SELF REFRESH**

The self refresh is another refresh mode available in the SDRAM. The self refresh is the preferred refresh mode for data retention and low power operation of SDRAM. In self refresh mode, the SDRAM disables the internal clock and all the input buffers except CKE. The refresh addressing and timing is internally generated to reduce power consumption.

The self refresh mode is entered from all banks idle state by asserting low on  $\overline{\text{CS}}$ ,  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$  and CKE with

high on  $\overline{\text{WE}}$ . Once the self refresh mode is entered, only CKE state being low matters, all the other inputs including clock are ignored to remain in the refresh.

The self refresh is exited by restarting the external clock and then asserting high on CKE. This must be followed by NOP's for a minimum time of tRC before the SDRAM reaches idle state to begin normal operation. It is recommended to use burst 40% auto refresh cycles immediately before and after self refresh, it is recommended to use burst 4096 auto refresh cycles immediately before and after exiting self refresh.



Publication Date: Mar. 2006 Revision: 1.2 15/47



#### COMMANDS

### Mode register set command

 $(\overline{CS}, \overline{RAS}, \overline{CAS}, \overline{WE} = Low)$ 

The M12L128324A has a mode register that defines how the device operates. In this command, A0 through A10 and BA0~BA1 are the data input pins. After power on, the mode register set command must be executed to initialize the device.

The mode register can be set only when all banks are in idle state.

During 2CLK following this command, the M12L128324A cannot accept any other commands.




Fig. 1 Mode register set command

Н

CLK

#### **Activate command**

 $(\overline{CS}, \overline{RAS} = Low, \overline{CAS}, \overline{WE} = High)$ 

selected by A0 through A10.




Fig. 2 Row address stroble and bank active command

### Precharge command

 $(\overline{CS}, \overline{RAS}, \overline{WE} = Low, \overline{CAS} = High)$ 

This command begins precharge operation of the bank selected by BA1 and BA0. When A10 is High, all banks are precharged, regardless of BA1 and BA0. When A10 is Low, only the bank selected by BA1 and BA0 is precharged.

After this command, the M12L128324A can't accept the activate command to the precharging bank during trp (precharge to activate command period).

This command corresponds to a conventional DRAM's RAS rising.




Fig. 3 Precharge command



#### Write command

 $(\overline{CS}, \overline{CAS}, \overline{WE} = Low, \overline{RAS} = High)$ 

If the mode register is in the burst write mode, this command sets the burst start address given by the column address to begin the burst write operation. The first write data in burst can be input with this command with subsequent data on following




Fig. 4 Column address and write command

CLK

#### Read command

 $(\overline{CS}, \overline{CAS} = Low, \overline{RAS}, \overline{WE} = High)$ 



Fig. 5 Column address and read command

### CBR (auto) refresh command

 $(\overline{CS}, \overline{RAS}, \overline{CAS} = Low, \overline{WE}, CKE = High)$ 

This command is a request to begin the CBR refresh operation. The refresh address is generated internally.

Before executing CBR refresh, all banks must be precharged.

After this cycle, all banks will be in the idle (precharged) state and ready for a row activate command.

During tRC period (from refresh command to refresh or activate command), the M12L128324A cannot accept any other command.




Fig. 6 Auto refresh command

Publication Date: Mar. 2006 Revision: 1.2 17/47




## Self refresh entry command

 $(\overline{CS}, \overline{RAS}, \overline{CAS}, \overline{CKE} = Low, \overline{WE} = High)$ 

After the command execution, self refresh operation continues while CKE remains low. When CKE goes to high, the M12L128324A exits the self refresh mode.

During self refresh mode, refresh interval and refresh operation are performed internally, so there is no need for external control.

Before executing self refresh, all banks must be precharged.



#### Fig. 7 Self refresh entry command

## **Burst stop command**

 $(\overline{CS}, \overline{WE} = Low, \overline{RAS}, \overline{CAS} = High)$ 

· Com. Cr This command terminates the current burst operation. Burst stop is valid at every burst length.




Fig. 8 Burst stop command

### No operation

 $(\overline{CS} = Low, \overline{RAS}, \overline{CAS}, \overline{WE} = High)$ 

This command is not a execution command. No operations begin or terminate by this command.





Fig. 9 No operation




#### **BASIC FEATURE AND FUNCTION DESCRIPTIONS**

### 1. CLOCK Suspend



### 2. DQM Operation




\*Note: 1. CKE to CLK disable/enable = 1CLK.

2. DQM masks data out Hi-Z after 2CLKs which should masked by CKE "L".

3. DQM masks both data-in and data-out.



## 3. CAS Interrupt (I)



\*Note: 1. By "interrupt" is meant to stop burst read/write by external before the end of burst.


By "  $\overline{\mathsf{CAS}}$  interrupt ", to stop burst read/write by  $\overline{\mathsf{CAS}}$  access ; read and write.

2. tccb: CAS to CAS delay. (=1CLK)


3. tcpl: Last data in to new column address delay. (=1CLK)



## 4. CAS Interrupt (II): Read Interrupted by Write & DQM








\*Note: 1. To prevent bus contention, there should be at least one gap between data in and data out.

### 5. Write Interrupted by Precharge & DQM




- \*Note: 1. To prevent bus contention, DQM should be issued which makes at least one gap between data in and data out.
  - 2. To inhibit invalid write, DQM should be issued.
  - 3. This precharge command and burst write command should be of the same bank, otherwise it is not precharge interrupt but only another bank precharge of four banks operation.


Publication Date: Mar. 2006 Revision: 1.2 22/47



#### 6. Precharge



## 7. Auto Precharge



\*Note: 1. trdl: Last data in to row precharge delay.


- 2. Number of valid output data after row precharge: 1,2 for CAS Latency = 2,3 respectively.

  3. The row active command of the precharge bank can be issued after the from this point. The new read/write command of other activated bank can be issued from this point.


At burst read/write with auto precharge, CAS interrupt of the same/another bank is illegal.



### 8. Burst Stop & Interrupted by Precharge



#### 9. MRS




- \*Note: 1. trdl: 2 CLK; Last data in to Row Precharge.
  - 2. tbpl : 1 CLK; Last data in to burst stop delay.
  - 3. Number of valid output data after burst stop: 1,2 for CAS latency = 2,3 respectiviely.
  - 4. PRE : All banks precharge, if necessary.


MRS can be issued only at all banks precharge state.



### 10. Clock Suspend Exit & Power Down Exit



#### 11. Auto Refresh & Self Refresh



- \*Note: 1. Active power down: one or more banks active state.
  - 2. Precharge power down: all banks precharge state.
  - The auto refresh is the same as CBR refresh of conventional DRAM.
     No precharge commands are required after auto refresh command.
     During tRc from auto refresh command, any other command can not be accepted.
  - 4. Before executing auto/self refresh command, all banks must be idle state.
  - 5. MRS, Bank Active, Auto/Self Refresh, Power Down Mode Entry.
  - 6. During self refresh entry, refresh interval and refresh operation are performed internally. After self refresh entry, self refresh mode is kept while CKE is low. During self refresh entry, all inputs expect CKE will be don't cared, and outputs will be in Hi-Z state. For the time interval of tro from self refresh exit command, any other command can not be accepted. Before/After self refresh mode, burst auto refresh (40% cycles) is recommended. Before/After self refresh mode, burst auto refresh (4096 cycles) is recommended.



## 12. About Burst Type Control

Basic	Sequential Counting	At MRS A3 = "0". See the BURST SEQUENCE TABLE. (BL = 4,8) BL = 1, 2, 4, 8 and full page.
MODE	Interleave Counting	At MRS A3 = "1". See the BURST SEQUENCE TABLE. (BL = 4,8) BL = 4, 8 At BL = 1, 2 interleave Counting = Sequential Counting
Random MODE	Random Column Access tccp = 1 CLK	Every cycle Read/Write Command with random column address can realize Random Column Access.  That is similar to Extended Data Out (EDO) Operation of conventional DRAM.

## 13. About Burst Length Control

	1	At MRS A210 = "000" At auto precharge . tRAS should not be violated.
Basic	2	At MRS A210 = "001" At auto precharge . tRAS should not be violated.
MODE	4	At MRS A210 = "010"
	8	At MRS A210 = "011"
	Full Page	At MRS A210 = "111" At the end of the burst length , burst is warp-around.
Random MODE	Burst Stop	tbdl = 1, Valid DQ after burst stop is 1, 2 for CAS latency 2, 3 respectively.  Using burst stop command, any burst length control is possible.
Interrupt	RAS Interrupt (Interrupted by Precharge)	Before the end of burst. Row precharge command of the same bank stops read /write burst with auto precharge.  trol = 1 with DQM, Valid DQ after burst stop is 1, 2 for CAS latency 2, 3 respectively.  During read/write burst with auto precharge, RAS interrupt can not be issued.
MODE	CAS Interrupt	Before the end of burst, new read/write stops read/write burst and starts new read/write burst.  During read/write burst with auto precharge, CAS interrupt can not be issued.

Publication Date: Mar. 2006 Revision: 1.2 26/47



## **FUNCTION TURTH TABLE (TABLE 1)**

Current State	cs	RAS	CAS	WE	ВА	ADDR	ACTION	Note
	Н	Х	Х	Х	Х	Х	NOP	
	L	Н	Н	Н	Χ	X	NOP	
	L	Н	Н	L	Х	X	ILLEGAL	2
IDLE	L	Н	L	Χ	BA	CA, A10/AP	ILLEGAL	2
	L	L	Н	Н	BA	RA	Row (&Bank) Active ; Latch RA	
	L	L	Н	L	BA	A10/AP	NOP	4
	L	L	L	Н	Х	X	Auto Refresh or Self Refresh	5
	L	L	L	L	OP code	OP code	Mode Register Access	5
	Н	Х	Х	Х	Х	X	NOP	
	L	Н	Н	Н	X	X	NOP	
_	L	Н	Н	L	X	X	ILLEGAL	2
Row	L	Н	L	Н	BA	CA, A10/AP	Begin Read ; latch CA ; determine AP	
Active	L	H	L.	L	BA	CA, A10/AP	Begin Write ; latch CA ; determine AP	
	L	L	Н	Η.	BA	RA	ILLEGAL	2
	<u>L</u>	L	H	L	BA	A10/AP	Precharge	
	L.	L	L	X	X	X	ILLEGAL	
	Н	X	X	X	X	X	NOP (Continue Burst to End → Row Active)	
	L.	Н	Н	Н	X	X	NOP (Continue Burst to End → Row Active)	
	L	H	H	L	X	X	Term burst → Row active	
Read	L.	Н	L	H	BA	CA, A10/AP	Term burst, New Read, Determine AP	
	L.	H	L	L.	BA	CA, A10/AP		3
	<u> </u>	L L	H	H	BA	RA	ILLEGAL	2
	<u>L</u>	L L	H	L	BA	A10/AP	Term burst, Precharge timing for Reads	
	L.	L	L	X	X	X	ILLEGAL	
	H	X	X	X	X	X	NOP (Continue Burst to End → Row Active)	
	<u> </u>	Н	H	H	X	X	NOP (Continue Burst to End → Row Active)	
147.5	<u>L</u>	H	H	L	X	X	Term burst → Row active	
Write	L	H	L.	Н	BA	CA, A10/AP		3
	<u>L</u>	H	L		BA	CA, A10/AP	Term burst, New Write, Determine AP	3
	<u> </u>	L	Н	Н	BA	RA	ILLEGAL	2
	L.	L	H	L	BA	A10/AP	Term burst, Precharge timing for Writes	3
	L	L	L	X	X	X	ILLEGAL NOR (Continue Buret to Find & Breekerre)	
ملائن المحمل	H	X	X				NOP (Continue Burst to End → Precharge)	
Read with	L	H	H	H	X	X	NOP (Continue Burst to End → Precharge)  ILLEGAL	
Auto	L			X			ILLEGAL	
Precharge	L	Н	L		BA	CA, A10/AP		
	L	L	Н	X	BA X	RA, RA10	ILLEGAL ILLEGAL	2
	L H	L	X	X	X	X	NOP (Continue Burst to End → Precharge)	
Write with	I I	X H	H	H	X	X	NOP (Continue Burst to End → Precharge)  NOP (Continue Burst to End → Precharge)	
	<del></del>	Н	Н		X	X	ILLEGAL	
Auto	<u>L</u>	H	L	X	BA	CA, A10/AP	ILLEGAL	
Precharge	L	L	H	X	BA			<u> </u>
	L	L I	<u>п</u>	X	X	RA, RA10	ILLEGAL	2
	L	L	L	٨	_ ^	X	ILLEGAL	



Current State	cs	RAS	CAS	WE	ВА	ADDR	ACTION	Note
	Н	Х	Х	Х	Χ	X	NOP → Idle after t <sub>RP</sub>	
	L	Н	Н	Н	Х	X	NOP → Idle after tRP	
Precharging	L	Н	Н	L	Х	X	ILLEGAL	2
	L	Н	L	Х	BA	CA	ILLEGAL	2
	L	L	Н	Н	BA	RA	ILLEGAL	2
	L	L	Н	L	BA	A10/AP	NOP → Idle after trol	4
	L	L	L	Х	Х	Х	ILLEGAL	
	Н	Х	Х	Х	Х	X	NOP → Row Active after tRCD	
	L	Н	Н	Н	Х	X	NOP → Row Active after tRCD	
Row	L	Н	Н	L	Х	X	ILLEGAL	2
Activating	L	Н	L	Х	BA	CA	ILLEGAL	2
	L	L	Н	Н	BA	RA	ILLEGAL	2
	L	L	Н	L	BA	A10/AP	ILLEGAL	2
	L	L	L	Х	Х	X	ILLEGAL	
	Н	Х	Х	Х	Х	X	NOP → Idle after trc	
	L	Н	Н	Х	Х	X	NOP → Idle after trc	
Refreshing	L	Н	L	Х	Х	X	ILLEGAL	
	L	L	Н	Х	Х	X	ILLEGAL	
	L	L	L	Х	Х	X	ILLEGAL	
	Н	Х	Х	Х	Х	X	NOP → Idle after 2clocks	
Mode	L	Н	Н	Н	Х	X	NOP → Idle after 2clocks	
Register	L	Н	Н	L	Х	Х	ILLEGAL	
Accessing	L	Н	L	Х	Х	Х	ILLEGAL	
	L	L	Х	Х	Χ	X	ILLEGAL	

Abbreviations: RA = Row Address

NOP = No Operation Command

BA = Bank Address CA = Column Address

AP = Auto Precharge

- \*Note: 1. All entries assume the CKE was active (High) during the precharge clock and the current clock cycle.

  2. Illegal to bank in specified state; Function may be legal in the bank indicated by BA, depending on the state of the
  - 3. Must satisfy bus contention, bus turn around, and/or write recovery requirements.
  - 4. NOP to bank precharge or in idle state. May precharge bank indicated by BA (and A10/AP).5. Illegal if any bank is not idle.

Publication Date: Mar. 2006 Revision: 1.2 28/47



### **FUNCTION TRUTH TABLE (TABLE2)**

Current State	CKE ( n-1 )	CKE n	cs	RAS	CAS	WE	ADDR	ACTION	Note
	H	Х	Χ	Х	Х	Χ	Х	INVALID	
	L	Н	Н	Х	Х	Х	X	Exit Self Refresh → Idle after tRC (ABI)	6
Self	L	Н	L	Н	Н	Н	X	Exit Self Refresh → Idle after tRC (ABI)	6
Refresh	L	Н	L	Н	Н	L	Х	ILLEGAL	
	L	Ι	L	Н	L	X	Х	ILLEGAL	
	L	Ι	L	L	X	X	X	ILLEGAL	
	L	لــ	Χ	X	X	X	X	NOP (Maintain Self Refresh)	
	Н	Χ	Χ	Х	Х	Χ	X	INVALID	
All	L	Η	Н	X	X	X	Х	Exit Self Refresh → ABI	7
Banks	L	Η	L	Н	Н	Η	Х	Exit Self Refresh → ABI	7
Precharge	L	Н	L	Н	Н	L	Х	ILLEGAL	
Power	L	Н	L	Н	L	Χ	X	ILLEGAL	
Down	L	Н	L	L	Х	Χ	X	ILLEGAL	
	L	L	Χ	X	X	Χ	X	NOP (Maintain Low Power Mode)	
	Н	Н	Χ	X	Х	Х	X	Refer to Table1	
	Н	L	Н	Х	Х	Х	X	Enter Power Down	8
	Н	L	L	Н	Н	Н	X	Enter Power Down	8
All	Н	L	L	Н	Н	L	Х	ILLEGAL	
Banks	Н	L	L	Н	L	X	X	ILLEGAL	
Idle	Н	L	L	L	Н	Н	RA	Row (& Bank) Active	
	Н	L	L	L	L	Н	X	Enter Self Refresh	8
	Н	L	L	L	L	L	OP Code	Mode Register Access	
	L	L	Χ	Х	Х	Χ	X	NOP	
Any State	Н	Η	Χ	X	X	Χ	X	Refer to Operations in Table 1	
other than	Н	L	Χ	X	X	X	X	Begin Clock Suspend next cycle	9
Listed	L	Η	Χ	Х	Х	Χ	X	Exit Clock Suspend next cycle	9
above	L	Ĺ	Χ	Χ	X	X	X	Maintain Clock Suspend	

Abbreviations: ABI = All Banks Idle, RA = Row Address


\*Note: 6.CKE low to high transition is asynchronous.

7.CKE low to high transition is asynchronous if restart internal clock.
A minimum setup time 1CLK + tss must be satisfy before any command other than exit.
8.Power down and self refresh can be entered only from the all banks idle state.

9. Must be a legal command.



## Single Bit Read-Write-Read Cycle(Same Page) @ CAS Latency = 3,Burst Length = 1



:Don't Care



Note: 1. All input expect CKE & DQM can be don't care when  $\overline{CS}$  is high at the CLK high going edge.

2. Bank active @ read/write are controlled by BA0~BA1.

BA1	BA0	Active & Read/Write
0	0	Bank A
0	1	Bank B
1	0	Bank C
1	1	Bank D

3. Enable and disable auto precharge function are controlled by A10/AP in read/write command

A10/AP	BA1	BA0	Operating		
	0 0		Disable auto precharge, leave A bank active at end of burst.		
0 1 Disable auto precharge,			Disable auto precharge, leave B bank active at end of burst.		
	1 0 Disable auto precharge, leave C bank active		Disable auto precharge, leave C bank active at end of burst.		
	1	1	Disable auto precharge, leave D bank active at end of burst.		
	0	0	Enable auto precharge , precharge bank A at end of burst.		
1	0 1		Enable auto precharge , precharge bank B at end of burst.		
	1	0	Enable auto precharge , precharge bank C at end of burst.		
	1	1	Enable auto precharge , precharge bank D at end of burst.		


4. A10/AP and BA0~BA1 control bank precharge when precharge is asserted.

A10/AP	BA1	BA0	Precharge
0	0	0	Bank A
0	0	1	Bank B
0	1	0	Bank C
0	1	1	Bank D
1	X	Х	All Banks

Publication Date: Mar. 2006 Revision: 1.2 31/47




## **Power Up Sequence**





## Read & Write Cycle at Same Bank @ Burst Length = 4




. Bon t da

\*Note:

- 1. Minimum row cycle times is required to complete internal DRAM operation.
- 2. Row precharge can interrupt burst on any cycle. [CAS Latency-1] number of valid output data is available after Row precharge. Last valid output will be Hi-Z (tshz) after the clock.
- 3. Output will be Hi-Z after the end of burst. (1,2,4,8 & Full page bit burst)



## Page Read & Write Cycle at Same Bank @ Burst Length = 4




Note: 1. To Write data before burst read ends. DQM should be asserted three cycle prior to write command to avoid bus contention.

- 2. Row precharge will interrupt writing. Last data input , tRDL before row precharge , will be written.
- 3. DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row precharge cycle will be masked internally.



## Page Read Cycle at Different Bank @ Burst Length = 4




Note: 1.  $\overline{\text{CS}}$  can be don't cared when  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$  and  $\overline{\text{WE}}$  are high at the clock high going edge.

2. To interrupt a burst read by row precharge, both the read and the precharge banks must be the same.

Publication Date: Mar. 2006 Revision: 1.2 35/47



## Page Write Cycle at Different Bank @ Burst Length = 4



: Don't care


\*Note: 1. To interrupt burst write by Row precharge, DQM should be asserted to mask invalid input data.

2. To interrupt burst write by Row precharge, both the write and the precharge banks must be the same.

Publication Date: Mar. 2006 Revision: 1.2 36/47



# Read & Write Cycle at Different Bank @ Burst Length = 4



:Don't Care


\*Note: 1. tcpl should be met to complete write.

2. trcd should be met.

Publication Date: Mar. 2006 Revision: 1.2 37/47




## Read & Write cycle with Auto Precharge @ Burst Length = 4



\*Note: 1. tcpL should be controlled to meet minimum tras before internal precharge start. (In the case of Burst Length = 1 & 2)



## Clock Suspension & DQM Operation Cycle @ CAS Letency = 2, Burst Length = 4




:Don't Care

\*Note: 1. DQM is needed to prevent bus contention.

2. trcd should be met.



### Read interrupted by Precharge Command & Read Burst Stop Cycle @ Burst Length = Full page



\*Note: 1. About the valid DQs after burst stop, it is same as the case of RAS interrupt.

Both cases are illustrated above timing diagram. See the lable 1,2 on them.


But at burst write, Burst stop and RAS interrupt should be compared carefully.

Refer the timing diagram of "Full page write burst stop cycles".

2. Burst stop is valid at every burst length.



## Write interrupted by Precharge Command & Write Burst Stop Cycle @ Burst Length = Full page



:Don't Care

\*Note: 1. Data-in at the cycle of interrupted by precharge can not be written into the corresponding memory cell. It is defined by AC parameter of trol.


DQM at write interrupted by precharge command is needed to prevent invalid write.

DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row precharge cycle will be masked internally.

2. Burst stop is valid at every burst length.



### Active/Precharge Power Down Mode @ CAS Latency = 2, Burst Length = 4




: Don't care

\*Note: 1. Both banks should be in idle state prior to entering precharge power down mode.

2. CKE should be set high at least 1CLK + tss prior to Row active command.



### Self Refresh Entry & Exit Cycle



: Don't care


### \*Note: TO ENTER SELF REFRESH MODE

- 1.  $\overline{\text{CS}}$ ,  $\overline{\text{RAS}}$  &  $\overline{\text{CAS}}$  with CKE should be low at the same clock cycle.
- 2. After 1 clock cycle, all the inputs including the system clock can be don't care except for CKE.
- 3. The device remains in self refresh mode as long as CKE stays "Low". cf.) Once the device enters self refresh mode, minimum tras is required before exit from self refresh.

#### TO EXIT SELF REFRESH MODE

- 4. System clock restart and be stable before returning CKE high.
- 5. CS starts from high.
- 6. Minimum tRC is required after CKE going high to complete self refresh exit.
- 7. 4K cycle of burst auto refresh is required before self refresh entry and after self refresh exit if the system uses burst refresh.





All banks precharge should be completed before Mode Register Set cycle and auto refresh cycle.

### MODE REGISTER SET CYCLE


\*Note: 1.  $\overline{\text{CS}}$ ,  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ , &  $\overline{\text{WE}}$  activation at the same clock cycle with address key will set internal mode register.


- 2. Minimum 2 clock cycles should be met before new RAS activation.
- 3. Please refer to Mode Register Set table.





**PACKING DIMENSIONS** 86 - LEAD TSOP(II)


### DRAM(400mil)












PLANE   [e	b <u>b</u> <u>s</u>	□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□	oc X	com.	WITH PLATE	NG (b) BASE M	
Symbol		Dimension in m	nm		Dimension in in	ch	
	Min	Norm	Max	Min	Norm	Max	
Α			1.20	· <del></del> -		0.047	
A1	0.05	0.10	0.15	0.002	0.004	0.006	
A2	0.95	1.00	1.05	0.037	0.039	0.011	
b	0.17		0.27	0.007		0.018	
b1	0.17	0.20	0.23	0.007	0.008	0.009	
С	0.12		0.21	0.005		0.008	
c1	0.10	0.127	0.16	0.004	0.005	0.006	
D		22.22 BSC			0.875 BSC		
ZD		0.61 REF		0.024 REF			
E		11.76 BSC		0.463 BSC			
E1		10.16 BSC		0.400 BSC			
L	0.40	0.50	0.60	0.016	0.020	0.024	
L1		0.80 REF			0.031 REF		
е		0.50 BSC		0.020 BSC			
R1	0.12			0.005			
R2	0.12		0.25	0.005		0.010	
θ	0°		8°	0°		8°	
θ 1	0°			0°		<del></del>	
θ2	10°	15°	20°	10°	15°	20°	
θ 3	10°	15°	20°	10°	15°	20°	

Publication Date: Mar. 2006 Revision: 1.2 45/47

## PACKING DIMENSIONS

# 90-BALL 4Mx32 SDRAM (8x13 mm)



Symbol	Dime	ension in	mm	Dimension in inch		
	Min	Norm	Max	Min	Norm	Max
Α	-		1.40			0.055
$A_1$	0.30		0.40	0.012		0.016
$A_2$	0.84	0.89	0.94	0.033	0.035	0.037
Øb	0.40		0.50	0.016		0.020
D	7.90	8.00	8.10	0.311	0.315	0.319
Е	12.90	13.00	13.10	0.508	0.512	0.516
$D_1$	-	6.40			0.252	
E <sub>1</sub>		11.20			0.441	
е		0.80			0.031	

**Controlling dimension: Millimeter.** 



### **Important Notice**

All rights reserved.

No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of ESMT.

The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.

Publication Date: Mar. 2006 Revision: 1.2 47/47