首页 | 嵌入式系统 | 显示技术 | 模拟IC/电源 | 元件与制造 | 其他IC/制程 | 消费类电子 | 无线/通信 | 汽车电子 | 工业控制 | 医疗电子 | 测试测量
首页> 分享下载> 消费类电子> Designing High-Performance DSP...

Designing High-Performance DSP...

资料介绍
Designing High-Performance DSP HardwareWhite Paper Designing High-Performance DSP Hardware Using Catapult C Synthesis and the Altera Accelerated Libraries
Introduction
Today’s class of high-performance FPGAs, such as the Altera Stratix III device, provide design engineers with a hardware platform that is capable of addressing the computational requirements needed to implement many next-generation wireless and video algorithms. Although these devices provide dedicated hardware to implement the basic building blocks of digital signal processing (DSP) algorithms such as multiply-accumulate (MAC), designers still must meet the challenges of rapidly taking an algorithm from concept to implementation in the register transfer level (RTL). Historically, the design flow consisted of modeling the algorithm functionality in a high-level l
Designing High-Performance DSP...
本地下载

评论