PXA270 datasheet

PXA270Intel PXA270 Processor
Electrical, Mechanical, and Thermal Specification

Data Sheet
■

■

■ ■

■ ■ ■ ■ ■ ■

High-performance processor: ― Intel XScale microarchitecture with Intel Wireless MMX Technology ― 7 Stage pipeline ― 32 KB instruction cache ― 32 KB data cache ― 2 KB “mini” data cache ― Extensive data buffering 256 Kbytes of internal SRAM for high speed code or data storage preserved during low-power states High-speed baseband processor interface (Mobile Scalable Link) Rich serial peripheral set: ― AC’97 audio port ― I2S audio port ― USB Client controller ― USB Host controller ― USB On-The-Go controller ― Three high-speed UARTs (two with hardware flow control) ― FIR and SIR infrared communications port Hardware debug features ― IEEE JTAG interface with boundary scan Hardware perfor