器件名称:
CD54ACT112
功能描述:
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
文件大小:
546.06KB 共13页
简 介:
CD54ACT112, CD74ACT112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET SCHS323 – JANUARY 2003 D D D D D D Inputs Are TTL-Voltage Compatible Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption Balanced Propagation Delays ±24-mA Output Drive Current – Fanout to 15 F Devices SCR-Latchup-Resistant CMOS Process and Circuit Design Exceeds 2-kV ESD Protection Per MIL-STD-883, Method 3015 CD54ACT112 . . . F PACKAGE CD74ACT112 . . . M PACKAGE (TOP VIEW) 1CLK 1K 1J 1PRE 1Q 1Q 2Q GND 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 VCC 1CLR 2CLR 2CLK 2K 2J 2PRE 2Q description/ordering information The ’ACT112 devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the J and K inputs meeting the setup-time requirements is transferred to the outputs on the negative-going edge of the clock pulse (CLK). Clock triggering occurs at a voltage level and is not directly related to the fall time of the clock pulse. Following the hold-time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high. ORDERING INFORMATION TA SOIC – M PACKAGE Tube Tape and reel ORDERABLE PART NUMBER CD74ACT112M CD74ACT112M96 TOP-SIDE MARKING ACT112M –55°C to 125°C CDIP – F ……
