器件名称:
M74HC595B1R
功能描述:
8 BIT SHIFT REGISTER WITH OUTPUT LATCHES (3 STATE)
文件大小:
627.42KB 共16页
简 介:
M74HC595 8 BIT SHIFT REGISTER WITH OUTPUT LATCHES (3 STATE) s s s s s s s HIGH SPEED: fMAX = 59MHz (TYP.) at VCC = 6V LOW POWER DISSIPATION: ICC = 4A(MAX.) at TA=25°C HIGH NOISE IMMUNITY: VNIH = VNIL = 28% VCC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 6mA (MIN.) FOR QA to QH |IOH| = IOL = 4mA (MIN.) FOR QH’ BALANCED PROPAGATION DELAYS: tPLH tPHL WIDE OPERATING VOLTAGE RANGE: VCC (OPR) = 2V to 6V PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 595 DIP SOP TSSOP ORDER CODES PACKAGE DIP SOP TSSOP TUBE M74HC595B1R M74HC595M1R T&R M74HC595RM13TR M74HC595TTR DESCRIPTION The M74HC595 is an high speed CMOS 8-BIT SHIFT REGISTERS/OUTPUT LATCHES (3-STATE) fabricated with silicon gate C2MOS technology. This device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has 8 3-STATE outputs. Separate clocks are provided for both the shift register and the storage register. The shift register has a direct-overriding clear, serial input, and serial output (standard) pins for cascading. Both the shift register and storage register use positive-edge triggered clocks. If both clocks are connected together, the shift register state will always be one clock pulse ahead of the storage register. All inputs are equipped with protection circuits against static discharge and transient excess voltage. PIN CONNECTION AND IEC LOGIC SYMBOLS March 2004 1/16 M74HC595 INPUT AND OUTPUT EQUIVALENT CIRCUIT PIN DESCRIPTIO……
