器件名称:
CD54AC1933A
功能描述:
Presettable Synchronous 4-Bit Binary Up/Down Counter with Reset
文件大小:
11.55KB 共1页
简 介:
S E M I C O N D U C T O R CD54AC193/3A CD54ACT193/3A Presettable Synchronous 4-Bit Binary Up/Down Counter with Reset Functional Diagram BINARY PRESET P0 15 ASYNC PARALLEL LOAD ENABLE PL 11 P1 1 P2 10 P3 9 3 2 6 7 CLOCK UP 5 Q0 Q1 Q2 Q3 BINARY OUTPUTS June 1997 COMPLETE DATA SHEET COMING SOON! Description The CD54AC193/3A and CD54ACT193/3A are up/down binary counters with separate up/down clocks. These devices utilize the Harris Advanced CMOS Logic technology. Presetting the counter to the number on preset data inputs (P0-P3) is accomplished by a LOW asynchronous parallel load input (PL). The counter is incremented on the LOW-to-HIGH transition of the Clock-Up input (and a HIGH level on the Clock-Down input) and decremented on the LOW-to-HIGH transition of the Clock-Down input (and a HIGH level on the Clock-Up input). A HIGH level on the Reset input overrides any other input to clear the counter to its zero state. The TCU (carry) output goes LOW half a clock period before the zero count is reached and returns to a HIGH level at the zero count. The TCD (borrow) output in the count down mode likewise goes LOW half a clock period before the maximum count (15 counts) and returns to HIGH at the maximum count. Cascading is effected by connecting the TCU and TCD outputs of a less signicant counter to the Clock-Up and Clock-Down inputs, respectively, of the next most signicant counter. The CD54AC193/3A and CD54ACT193/3A are supplied in 16-lead dual-in-line ceramic packages (F sufx……
