器件名称:
54AC273F
功能描述:
Octal D Flip-Flop
文件大小:
157.72KB 共8页
简 介:
54AC273 Octal D Flip-Flop 54AC273 July 1998 54AC273 Octal D Flip-Flop General Description The ’273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR) input load and reset (clear) all flip-flops simultaneously. The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop’s Q output. All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the MR input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements. Features n n n n n n n n n n Ideal buffer for microprocessor or memory Eight edge-triggered D flip-flops Buffered common clock Buffered, asynchronous master reset See ’377 for clock enable version See ’373 for transparent latch version See ’374 for TRI-STATE version Outputs source/sink 24 mA ’ACT has TTL-compatible inputs Standard Military Drawing (SMD) — ’AC273: 5962-87756 Logic Symbols IEEE/IEC DS100288-1 DS100288-2 Pin Names D0–D7 MR CP Q0–Q7 Description Data Inputs Master Reset Clock Pulse Input Data Outputs TRI-STATE is a registered trademark of National Semiconductor Corporation. FACT is a trademark of National Semiconductor Corporation. 1998 National Semiconductor Corporation DS100288 www.national.com 1 PrintDate=1998/07/27 PrintTime=08:0……
