EEPW首页| 器件索引| 厂商列表| IC替换| 微缩略语| 电路图查询
器件查询:
400万器件资料库等您来搜!
首页>PHILIPS> 74HC4024PW

74HC4024PW

器件名称: 74HC4024PW
功能描述: 7-stage binary ripple counter
文件大小: 99.41KB 共18页
生产厂商: PHILIPS
下  载: 在线浏览点击下载
简  介: 74HC4024 7-stage binary ripple counter Rev. 03 — 12 November 2004 Product data sheet 1. General description The 74HC4024 is a high-speed Si-gate CMOS device and is pin compatible with the 4024 of the 4000B series. The 74HC4024 is specied in compliance with JEDEC standard no. 7A. The 74HC4024 is a 7-stage binary ripple counter with a clock input (CP), an overriding asynchronous master reset input (MR) and seven fully buffered parallel outputs (Q0 to Q6). The counter advances on the HIGH-to-LOW transition of CP. A HIGH on MR clears all counter stages and forces all outputs LOW, independent of the state of CP. Each counter stage is a static toggle ip-op. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times. 2. Features s Low-power dissipation s Complies with JEDEC standard no. 7A s ESD protection: x HBM EIA/JESD22-A114-B exceeds 2000 V x MM EIA/JESD22-A115-A exceeds 200 V. s Multiple package options s Specied from 40 °C to +80 °C and from 40 °C to +125 °C. 3. Applications s Frequency dividing circuits s Time delay circuits. Philips Semiconductors 74HC4024 7-stage binary ripple counter 4. Quick reference data Table 1: Quick reference data GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns. Symbol tPHL, tPLH fmax CI CPD [1] Parameter propagation delay CP to Q0 Conditions CL = 15 pF; VCC = 5 V Min - Typ 14 90 3.5 25 Max - Unit ns MHz pF pF maximum clock frequency CL = 15 pF; VCC = 5 V input capacitance power dissipation ……
相关电子器件
器件名 功能描述 生产厂商
74HC4024PW 7-stage binary ripple counter PHILIPS
《电子产品世界》杂志社 版权所有 北京东晓国际技术信息咨询有限公司
Copyright ©2002 ELECTRONIC ENGINEERING & PRODUCT WORLD. All rights reserved.
京ICP备12027778号-2