器件名称:
74HCT174DB
功能描述:
Hex D-type flip-flop with reset; positive-edge trigger
文件大小:
101.56KB 共13页
简 介:
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC06 74HC/HCT/HCU/HCMOS Logic Package Information The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines 74HC/HCT174 Hex D-type flip-flop with reset; positive-edge trigger Product specication Supersedes data of September 1993 File under Integrated Circuits, IC06 1998 Jul 08 Philips Semiconductors Product specication Hex D-type ip-op with reset; positive-edge trigger FEATURES Six edge-triggered D-type flip-flops Asynchronous master reset Output capability: standard ICC category: MSI GENERAL DESCRIPTION The 74HC/HCT174 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. 74HC/HCT174 The 74HC/HCT174 have six edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common clock (CP) and master reset (MR) inputs load and reset (clear) all flip-flops simultaneously. The register is fully edge-triggered. The state of each D input, one set-up time prior to the LOW-to-HIGH clock transition, is transferred to the corresponding output of the flip-flop. A LOW level on the MR input forces all outputs LOW, independently of clock or data inputs. The device is useful for applications requiring true outputs only and clock and master reset inputs that are common to all storage elements. QUICK REFERENCE DATA GND = 0 V; Tamb……
