EEPW论坛

【应用笔记】实现多重遗留的DDR/DDR2 SDRAM控制器接口(Implementing Multiple Legacy DDR/DDR2 SDRAM Controller Interfaces)
本应用笔记详细描述了在单个FPGA中设计多重遗留的DDR2控制器的步骤。
This application note details the steps for designing multiple legacy
DDR2 controllers into a single FPGA. After reading this application note
you should be able to understand important design considerations such
as PLL and DLL resource allocation, timing analysis, and debugging. an392.pdf