EEPW论坛

没有。可以按照以下代码示例来进行仿真：

按照以下代码可以获得漏极开路/集电极开路引脚,当：

• P0OUT.x=1
• P0.x 脚接下拉电阻
• 通过P0DIR.x位控制数字信号:
  0 = passive Low (through pull-down)
  1 = active High (through P0.x pin)

举例,漏极开路:
:
:
BIC.B #Open_drain_io,&P0OUT
:
#Open_drain_io,&P0DIR
; Active Low on bit
; "Open_drain_io" at Port P0
:
BIC.B #Open_drain_io,&P0DIR
; Passive high on bit
; "Open_drain_io" at Port P0
; Passive high is generated since
; the i/o is switched to 3-state

你将得到一个开源极端口引脚,当:

• P0OUT.x=1
• P0.x 脚接下拉电阻
• 通过P0DIR.x位控制数字信号:
  0 = passive Low (through pull-down)
  1 = active High (through P0.x pin)

举例,源极开路:
:
:
BIS.B #Open_source_io,&P0OUT
:
BIS.B #Open_source_io,&P0DIR
; Active High on bit
; "Open_drain_io" at Port P0
:
BIC.B #Open_source_io,&P0DIR
; Passive Low on bit
; "Open_source_io" at Port P0
; Passive Low is generated since
; the i/o is switched to 3-state